Cryptographic hardware and embedded system, CHES 2003 : 5th international workshop, Cologne, Germany, Septembe
User Rating: Be the first one!
Author: CHES 2003 (2003 : Cologne, Germany), Walter, Colin D., 1949-, Koç, Çetin K., 1957-, Paar, Christof, 1963-
Added by: sketch
Added Date: 2015-12-30
Language: eng
Subjects: Embedded computer systems, Cryptography, Computer security
Publishers: Berlin ; New York : Springer-Verlag
Collections: folkscanomy miscellaneous, folkscanomy, additional collections
ISBN Number: 3540408339
Pages Count: 300
PPI Count: 300
PDF Count: 1
Total Size: 229.96 MB
PDF Size: 6.67 MB
Extensions: djvu, gif, pdf, gz, zip, torrent, log, mrc
Downloads: 757
Views: 807
Total Files: 18
Media Type: texts
Total Files: 5
TORRENT
springer 10 1007 978 3 540 45238 6 archi...torrent
Last Modified: 2022-03-09 09:54:19
Download
Size: 13.17 KB
Description
Cryptographic Hardware and Embedded Systems - CHES 2003: 5th International Workshop, Cologne, Germany, September 8–10, 2003. Proceedings
Author: Colin D. Walter, Çetin K. Koç, Christof Paar
Published by Springer Berlin Heidelberg
ISBN: 978-3-540-40833-8
DOI: 10.1007/978-3-540-45238-6
Table of Contents:
Author: Colin D. Walter, Çetin K. Koç, Christof Paar
Published by Springer Berlin Heidelberg
ISBN: 978-3-540-40833-8
DOI: 10.1007/978-3-540-45238-6
Table of Contents:
- The Security Challenges of Ubiquitous Computing
- Multi-channel Attacks
- Hidden Markov Model Cryptanalysis
- Power-Analysis Attacks on an FPGA – First Experimental Results
- Hardware to Solve Sparse Systems of Linear Equations over GF(2)
- Cryptanalysis of DES Implemented on Computers with Cache
- A Differential Fault Attack Technique against SPN Structures, with Application to the AES and Khazad
- A New Algorithm for Switching from Arithmetic to Boolean Masking
- DeKaRT: A New Paradigm for Key-Dependent Reversible Circuits
- Parity-Based Concurrent Error Detection of Substitution-Permutation Network Block Ciphers
- Securing Encryption Algorithms against DPA at the Logic Level: Next Generation Smart Card Technology
- Security Evaluation of Asynchronous Circuits
- Design and Implementation of a True Random Number Generator Based on Digital Circuit Artifacts
- True Random Number Generators Secure in a Changing Environment
- How to Predict the Output of a Hardware Random Number Generator
- On Low Complexity Bit Parallel Polynomial Basis Multipliers
- Efficient Modular Reduction Algorithm in
- Faster Double-Size Modular Multiplication from Euclidean Multipliers
- Efficient Exponentiation for a Class of Finite Fields GF(2
- GCD-Free Algorithms for Computing Modular Inverses
You May Also Like
We will be happy to hear your thoughts