Multiple-valued programmable logic array minimization by concurrent multiple and mixed simulated annealing.